Skip to main content
ZeroOne
Associate II
September 7, 2022
Solved

Questioning by a Newcomer~Why is the Q factor in Clock Configuration gray in Main PLL?

  • September 7, 2022
  • 1 reply
  • 1530 views

0693W00000SuggIQAR.png

This topic has been closed for replies.
Best answer by Aziz BRIGUI

Hello @ZeroOne​ ,

That's a really good question to ask !

With the setup of the screenshot you shared, you can't modify PLLQ because neither USB nor SDIO peripherals are enabled (these peripherals need a specific clock frequency in order to function properly). So there's no need to enable PLL48CLK output. It is explained in further detail in the reference manual under the section "Reset and clock control (RCC)".

Don't hesitate to ask if you have any further questions or feedback ;).

Best regards,

Aziz

1 reply

Aziz BRIGUI
Technical Moderator
September 7, 2022

Hello @ZeroOne​ ,

That's a really good question to ask !

With the setup of the screenshot you shared, you can't modify PLLQ because neither USB nor SDIO peripherals are enabled (these peripherals need a specific clock frequency in order to function properly). So there's no need to enable PLL48CLK output. It is explained in further detail in the reference manual under the section "Reset and clock control (RCC)".

Don't hesitate to ask if you have any further questions or feedback ;).

Best regards,

Aziz

In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.
ZeroOne
ZeroOneAuthor
Associate II
September 8, 2022

Very detailed answer�?I feel like I get it�?Thank you very much~:smiling_face_with_smiling_eyes: